Simplified block diagram of a clock-multiplying PLL In addition to the PLL ... power and area from scaling for a mixed-signal design such as the SerDes are typically less than what could be achieved ...