Patel (ASIC Engineer, eInfochips Ltd) Nirav Nanavati (Tech Lead, eInfochips Ltd) Abstract Design for testability ... test and fault coverage during ATPG. Keywords: DFT (Design for testability), Low ...