Two clock cycle machine cycle implementation of the Z80/Z180 instruction set. Optimized for ASIC or FPGA implementations. This machine structure is derived from that used in the Rabbit Semiconductor ...