The eSi-SP-FP-Adder IP core implements single-precision (32-bit), IEEE 754 compliant, floating-point addition and subtraction operations. The number of pipeline stages is configurable to ... The ...
The Adder/Subtracter module can implement adders (A+B), subtracters (A–B), and dynamically configurable ... The Beyond BA22 32-bit processor offers the highest code density of any processor in its ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback